The wallet atomic Diaries
The memory controller is simply in command of making sure that memory & cache on various processors stays regular - should you compose to memory on CPU1, CPU2 won't have the ability to study something else from its cache. It is not its accountability to ensure that they're both equally hoping to manipulate the identical facts. Here are a few minima